We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36260

Timing - Multi-Cycle constraint not overriding PERIOD constraint


An issue was seen with a design containing with a FROM-TO that does not override a PERIOD constraint. The problem relates to asynchronous DSP blocks only, so will not be a happen frequently.

The problem was due to the FROM timegroup containing a number of DSP elements that are intermediate points, thus acting as asynchronous startpoints.

In other words, if you have the following: if src_FF->DSP1->DSP2->DSPn->dest_FF, and if DSPn is contained in the FROM timegroup of the MAXDELAY, then the path from DSPn->dest_FF will be found first and returned, with no further expansion backward beyond DSPn.


This is expected behavior, as when a group of sources are specified then when one is found, timingdoes not continue analysis. For example,if Aand B are sources and a path is found to B, even if the path continues to A, it is not analyzed.
AR# 36260
Date Created 11/13/2012
Last Updated 12/15/2012
Status Active
Type General Article
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • More
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.4
  • ISE Design Suite - 14.1
  • ISE Design Suite - 14.2
  • ISE Design Suite - 14.3
  • ISE Design Suite - 14.4
  • Less