We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36274

11.5, 12.1 Virtex-6 MMCM - MMCM does not lock after device startup and MMCM reset


In some Virtex-6 designs generated in ISE tools 11.5 or 12.1 containing MMCMs with active LOW resets, the MMCM does not lock.


In designs where the user reset is active low, an inverter is required to drive the active HIGH reset pin of the MMCM. In some cases, the inverter is incorrectly optimized out of the design so the MMCM is permanently reset and does not lock.

The workaround is to add "Save Net Flag" or "Keep" constraint on the reset signal (in HDL or in the UCF) and rerun implementation.

NET "*mmcm_reset" KEEP;


NET "*mmcm_reset" S;

This issue is also fixed in ISE 12.2 and later versions of software.
AR# 36274
Date Created 08/02/2010
Last Updated 08/16/2010
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • ISE Design Suite - 12.1
  • ISE Design Suite - 11.5