UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36321

Logicore 3GPPLTE Turbo Decoder v2.0 - What is the timing for SBIN_WFLUSH and other block parameters inputs

Description

What is the timing for SBIN_WFLUSH and other block parameters inputs?

Solution

The block parameters, includingSBIN_WFLUSH, only need to be active for one clock cycle, and are validated by SBIN_WVALID and SBIN_WREADY being High.
AR# 36321
Date Created 06/29/2010
Last Updated 12/15/2012
Status Active
Type General Article
IP
  • 3GPP LTE Turbo Decoder