UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36352

ISE 12.1 - WARNING:LIT:589 - FIFO18E1 symbol ".../FIFO18E1" has bus DI[0:15] with one or more input ...

Description


I instantiated a FIFO18_36 and am now receving the following warning:

WARNING:LIT:589 - FIFO18E1 symbol ".../FIFO18E1" has bus DI[0:15] with one or more input pins actively driven, however FIFO_MODE is FIFO18_36. These connections will be dropped as they are only supported inFIFO18.


Is this a legitimate warning?

Solution

This is a false warning and can be ignored.

The FIFO is still connected correctly.

This false warning message was removed in the 13.1 release.
AR# 36352
Date Created 06/23/2010
Last Updated 09/09/2014
Status Active
Type Error Message
Devices
  • FPGA Device Families
Tools
  • ISE Design Suite - 12