We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36380

12.1 EDK - Why is there noise in the UART terminal when I load my ML501 board from a System ACE file?


When I createanACE file for my ML501 board there is noise on the UART terminal. There is no noise if I do not use the ACE file.


There is extra code in the "genace.tcl" filethat is causing this issue. You can download an updated "genace.tcl" filefrom the following link and replace the other file found at C:\Xilinx\12.1\ISE_DS\EDK\data\xmd:

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
35593 12.1 EDK - What patches are currently available for EDK? N/A N/A
34609 12.x EDK - Master Answer Record List N/A N/A
AR# 36380
Date 12/15/2012
Status Active
Type General Article
  • Virtex-5 LXT
  • System ACE
  • EDK - 12.1
  • XPS UART Lite
  • XPS UART16550
Boards & Kits
  • ML501
Page Bookmarked