We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36439

What is the difference between LVDS_33 and LVDS_25 I/O standards?


What is the difference between the LVDS_33 and LVDS_25 I/O standards?


LVDS_25 is used to meet the TIA/EIA644 LVDS levels in a I/O bank powered with 2.5V VCCO.

LVDS_33 is the same for a bank powered with 3.3V VCCO. Electrically, they are equivalent (see the data sheet specifications), but the internal I/O circuits are configured slightly differently for the output buffer and the optional internal differential termination resistor (DIFF_TERM = "TRUE") depending on the VCCO voltage level. This is the primary reason for having the two different I/O standards.

AR# 36439
Date Created 06/28/2010
Last Updated 01/24/2014
Status Active
Type General Article
  • Spartan-3A
  • Spartan-3A DSP
  • Spartan-3AN
  • More
  • Spartan-6
  • Spartan-6Q
  • Less