We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36461

12.1 PlanAhead - "Make Diff Pair" does not work on RTL projects


When Ichoose 2 ports in the I/O Ports pane and select "Make Diff Pair" from the context menu of anRTL PlanAhead Project, the following error occurs:
"Cannot create diff pairs on single ended connected ports."
Why does this happen?


Make Differential Pair should not be performed on an RTL project. In an RTL project, it is assumed that the project is complete and that the buffers are instantiated correctly.
If your design is not complete, then create anI/O Planning Project and select "Make Diff Pair" (this can be done without running into an error).
"Make Diff Pair" is to be removed from all projects except for I/O Planning Project in a future release.
AR# 36461
Date Created 07/07/2010
Last Updated 03/03/2013
Status Active
Type Error Message