The 7 Series and Virtex-6 DDR2/DDR3 MIG Memory Controller includes an Arbitration Block. The purpose of this block is to receive requests from the Bank Machines to send commands to the DRAM array. For each command, the block selects a row and column command to forward to the physical layer. The Arbitration Block implements a round robing protocol to ensure forward progress.
NOTE: This answer record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.