UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36572

Spartan-6-IBIS - Why does the Spartan-6 IBIS model not include an LVPECL model?

Description

If a design using LVPECL inputs is run through IBISWriter, you might see the following warning messages:

"WARNING:PostProcessors - IBIS model LVPECL_33_LR_25 for I/O port vcoClkIn_hi (pin H4) could not be found. This signal will be listed as a no connect (NC) in the output file."

"WARNING:PostProcessors - IBIS model LVPECL_33_LR_25 for I/O port vcoClkIn_lo (pin H3) could not be found. This signal will be listed as a no connect (NC) in the output file."

Solution

The Spartan-6 IBIS model does not support the LVPECL IOSTANDARD. A suggested work-around is to simulate using the Spartan-6 Hspice model.

AR# 36572
Date Created 08/02/2012
Last Updated 01/29/2013
Status Active
Type General Article
Devices
  • Spartan-6 LX
  • Spartan-6 LXT