We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36583

MIG Virtex-6 QDRII+ - What is the Fixed Latency Mode option?


The Virtex-6 QDRII+ MIG GUI includes a Latency Mode option where Fixed Latency can be enabled and set to a specific PHY Latency.What is this option and when should it be selected?


The Fixed Latency Modeoption allows the user to select the desired latency. The option should be used when the user design requires a read be returned in a predictable number of clock cycles. Information on this option can be found in the Virtex-6 FPGA Memory Interface Solutions User Guide (UG406) > QDRII+ SRAM Memory Interface Solution > Getting Started > Customizing and Generating the Core section:
AR# 36583
Date 12/15/2012
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • MIG
Page Bookmarked