We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
AR# 36641: 12.1 Partial Reconfig PlanAhead - Constraints on RM logic loaded when the RM is a black box are not applied
12.1 Partial Reconfig PlanAhead - Constraints on RM logic loaded when the RM is a black box are not applied
When I create my PlanAhead project for Partial Reconfiguration, all constraints in my top level UCF that point to logic within RMs are not resolved and cause errors in the console. How do I work around this issue?
There are three ways to work around this issue:
Close and re-open either the design or the Netlist Design after defining and loading all RMs.
Add constraints after the RMs have been defined and loaded using Add Constraints in the Project Manager.
Define constraints that apply to RMs in module level UCFs.