UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36670

LogiCORE IP LTE DL Channel Encoder v2.1 - Why do I receive packet errors when I use the ICH channel encoder?

Description

Why do I receive packet errors when I use the ICH channel encoder?

It seems the data and control are out-of-sync, so the core drops packets. This only happens when I use either PHICH (Physical HARQ indicator Channel) or PCFICH (Physical Control Format Indicator Channel).

Solution

Currently, if the "michcb_wready" port is not held High, the ICH encoder can read more than one control packet from the control FIFO. This causes the data and control to be out-of-sync, and the core drops packets. This occurs in rare circumstances due to the short length of PHICH (Physical HARQ indicator Channel) and PCFICH (Physical Control Format Indicator Channel).

To use the ICH Encoder (PCFICH and PPHICH), see the patch in (Xilinx Answer 35862).

For a detailed list of LogiCORE IP LTE DL Channel Encoder Release Notes and Known Issues, see (Xilinx Answer 31421).

Linked Answer Records

Master Answer Records

AR# 36670
Date Created 07/20/2010
Last Updated 05/26/2014
Status Archive
Type Known Issues
IP
  • 3GPP LTE DL Channel Encoder