We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36725

MIG Virtex-6 v3.5 DDR2/DDR3 - Synthesizing design using Synplify Pro D-2010.03 fails during BitGen


MIG Virtex-6 v3.5 available with ISE 12.2 supports Synplify D-2009.12 as noted in the MIG Virtex-6 Release Notes (Xilinx Answer 36211).

If the unsupported version of Synplify D-2010.03 is used with MIG Virtex-6 v3.5 BitGen errors will occur.


This is a result of a software bug with Synplify D-2010.03 where RAM is initialized incorrectly causing BitGen errors.

To prevent these errors please use the supported version D-2009.12 with MIG Virtex-6 v3.5.

Revision History:
09/10/2014 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
36211 MIG v3.5 - Release Notes and Known Issues for ISE Design Suite 12.2 N/A N/A
AR# 36725
Date Created 07/12/2010
Last Updated 10/14/2014
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • MIG