We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36995

MIG v3.6 - Virtex-4 - Can the masked bits be used with ECC?


Is it possible to use ECC while masking off part of the data on a write to the memory?
If not, is it possible to dynamically enable/disable ECC during masked writes?


The mask bits to the SDRAM should never be asserted while in the ECC mode. Thus, when ECC is selected, the data masking selection is disabled in the GUI.

The mask bits should not be used when ECC is enabled because the ECC code is based on the full data width and it is not possible to dynamically enable/disable ECC during normal operation.
AR# 36995
Date Created 11/29/2010
Last Updated 12/15/2012
Status Active
Type General Article
  • Virtex-4 FX
  • Virtex-4 LX
  • Virtex-4 QPro/R
  • Virtex-4 SX
  • MIG