We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37062

Virtex-6 FPGA Design Assistant - Utilizing distributed memory in fabric


The contents of this answer record provide information on how distributed memory can be used to improve timing or reduce Block RAM utilization in your design.

NOTE: This Answer Record is a part of the Xilinx Virtex-6 FPGA Solution Center (Xilinx Answer 34963). The Xilinx Virtex-6 FPGA Solution Center is available to address all questions related to Virtex-6 devices. Whether you are starting a new design with Virtex-6 FPGA or troubleshooting a problem, use the Virtex-6 FPGA Solution Center to guide you to the right information.


Distributed memory is a memory element that is implemented using slice logic in fabric. In projects where available blockRAM blocks are completely used up, distributed memory can be used to provide additional resources for implementing RAMs and ROMs.

In addition, in circumstances where timing is critical in your design, distributed memory can be used to help make it easier to meet timing in the design. Distributed memory is implemented in slice logic, so it has the added ability to be placed close to logic in areas where timing is critical.

The LogiCORE Distributed Memory Generator IP core can be used to implement memory elements based on distributed memory in your design. For more information on this core, see the LogiCORE IP Distributed Memory Genrator v5.1 Data Sheet (DS322):
AR# 37062
Date Created 07/27/2010
Last Updated 08/26/2010
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less