We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37149

Design Advisories for DUC/DDC Compiler Master Answer Record


Design Advisory for the DUC/DDC Compiler.
Design Advisory Answer Records are created for issues that are important to designs currently in progress and are selected to be included in the Xilinx Alert Notification System.


For a list of all current Release Notes and Known Issues for Xilinx Solutions for DUC/DDC Compiler, please refer to the IP Release Notes Guide:

7/30/2010- (Xilinx Answer 36825)Why is the output amplitude range of my DUC/DDC lower than expected?

To update your Xilinx Alert Notification Preferences, go to:

Revision History
07/30/2010 - Initial Release
08/06/2010 - Changed Design Advisory title for the DUC/DDC Compiler product only
AR# 37149
Date Created 07/30/2010
Last Updated 05/19/2012
Status Active
Type Design Advisory
  • DUC/DDC Compiler