UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37201

FIFO Generator 6.3 - Crashes when creating a 36 x65K core

Description

In FIFO Generator whena customercreates a design with a common clock or an Independent clock, the core shows huge BRAM usage (over a million).

Solution

ERROR:coreutil:576 - An error occurred while running Java. Please examine the console or coregen log file for a specific IP related error.
For more information please search the Xilinx Answers Database for this error: http://www.xilinx.com/support

ERROR:coreutil - XST has returned an error: ERROR:ip - min_area_algorithm: For the configured RAM size, the number of block RAMs used exceeds the maximum number of 18KB block RAMs in the Spartan-6


Solution: Currently we do not have any solution for this issue. The issue primarily related to BMG (Block Memory Generator), and this issue will not be seen in FIFO once BMG has the fix.
AR# 37201
Date Created 02/14/2011
Last Updated 05/19/2012
Status Active
Type Known Issues
Tools
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.3
  • ISE Design Suite - 12.2
IP
  • FIFO Generator