UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37323

14.x - Timing - How can I resolve Component Limit Switching error?

Description

How can I resolve Component Limit Switching (CSL)error?

Solution

Checking the validity:
- Use printdelays
- Use Delay reporter or FPGA Editor to get the configuration of the component
- Use the latest tool version available

If the CSL is valid, it means that the design should be changed so that the violation no longer occurs,for instance, by a change in the frequency at which a clock is running.
AR# 37323
Date Created 01/17/2013
Last Updated 01/17/2013
Status Active
Type General Article
Tools
  • ISE Design Suite - 14