AR# 37412 Virtex-6 FPGA GTH Transceiver - Initialization sequence for ES silicon
Description
Solution
The initialization sequences and code noted below can be generated natively by the Virtex-6 FPGA GTH Wizard v1.6 which is to be officially released with ISE Design Suite 12.4.For an early version of this core, you can use the following ZIP file:
http://www.xilinx.com/txpatches/pub/applications/misc/gth_initialization_patch.zip
To use this patch, first unzip the files to a location of your choosing, generate an environment variable called MYXILINX and set it to the location of the /rtf directory that is to be generated. For additional information on this variable and how it can be used, see (Xilinx Answer 2493).
The following timing diagrams illustrate the initialization sequence that should be followed after either power up or a GTHRESET has been issued to the transceiver:
An early version of the code thatis generated by the Wizard is available below.Going forward,a patch will be provided that allows the Virtex-6 GTH Transceiver Wizard to generateeither Verilog or VHDLthat implements the required initialization sequences and provides a use modelexample.
Code
Verilog: v6_gthwizard_v1_6_gth_reset.v
VHDL: v6_gthwizard_v1_6_gth_reset.vhd
Linked Answer Records
Associated Answer Records
| Answer Number | Answer Title | Version Found | Version Resolved |
|---|---|---|---|
| 41734 | 12.x/13.1 ChipScope IBERT - Virtex-6 GTH Transceivers Production Silicon Support | N/A | N/A |
| 41464 | Virtex-6 HXT Devices: How to Identify ES vs. Production Silicon? | N/A | N/A |
| 40902 | Virtex-6 FPGA GTH Transceiver - Updates for Production HXT, attributes, and initialization sequences | N/A | N/A |
| 38596 | Virtex-6 FPGA GTH Transceiver - Known Issues and Answer Records List | N/A | N/A |
Actions
Feed Back