UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37420

12.3 EDK, PLBv46_PCIe Bridge - Can I generate both Legacy and MSI interrupts?

Description

Can I generate both Legacy and MSI interrupts with PLBv46_PCIe Bridge?

Solution

In the PLBv46_PCIe Bridge core, Legacy interrupts are not supported; only MSI interrupts are supported.

The support for Legacy interrupts is tentatively planned to be added in axi_pcie some time after release (scheduled for EDK 13.2).

As a work-around, use the MSI pin to transmit a MSI TLP to PCIe devices on the PCIe side of the bridge.

AR# 37420
Date Created 03/22/2011
Last Updated 12/15/2012
Status Active
Type General Article