We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37482

Virtex-5 FPGA Fallback feature with the XCFP PROM devices may not always behave as expected


With XCFP PROM devices, the Virtex-5 FPGA Fallback feature is not supported. What is the reason for this?


RS pins sample on the Falling edge of INIT and the RS pins are set on the Rising edge of INIT. So, there is a potential timing issue with when the RS pins get sampled versus when the REV_SEL pins with the Platform Flash.
AR# 37482
Date 02/23/2013
Status Active
Type General Article
  • Platform Flash
  • Virtex-5 FXT
  • Virtex-5 LX
  • More
  • Virtex-5 LXT
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Virtex-5Q
  • Virtex-5QV
  • Less
Page Bookmarked