UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37560

12.1 MAP - Detailed MRP file does not provide accurate LUT utilization number for the Top Level

Description

In the section 13 - "Utilization by hierarchy" of the map, MRP, report file, the top level LUT utilization is not reported correctly.

For instance, in a design where the top level only instantiates lower level modules one would expect very small LUT utilization, if any. However, the report suggests much larger usage, sometimes up to 10000 +.

Solution

This issue has been fixed by ISE 12.4.
AR# 37560
Date Created 01/21/2011
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2