We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 37681

8.2.01i ISE - The Abel design is not converted to VHDL correctly


During the synthesis phase of an Abel design, the Abel is converted into VHDL in the .VHF file. In one design it was found that the conversion was not correct.


A bi-directional signal during the conversion was defined as an out.

To work around this issue you can open the .vhf file and change the type to inout.

Abel is no longer supported in newest version of ISE software.
AR# 37681
Date 05/08/2014
Status Archive
Type General Article