UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37704

MIG v3.5 Spartan-6 MCB - Calibration does not complete (calib_done=0) when C_SIMULATION=FALSE

Description

An issue was found with the MIG v3.5 Spartan-6 FPGA MCB design when the C_SIMULATION parameter is set to FALSE. 

This parameter is used to skip portions of the initialization process to speed up simulation run time. 

By default, the MIG design sets this parameter to TRUE in the generated testbench (sim_tb_top) and to FALSE in the top-level rtl module.

(This ensures that the initialization process is not abbreviated in hardware).  


The issue found in v3.5 causes calibration to not complete (cal_done remains 0) when the C_SIMULATION parameter is set to FALSE in the simulation testbench (the default setting is C_SIMULATION=TRUE) for both VHDL and Verilog design. 

This will additionally affect successful hardware implementation for all VHDL designs. 

Hardware failures can take the form of calibration failures, data errors, or a random combination of these. 

Because of this, the update is required for all VHDL designs but is only required for Verilog designs when users wish to run simulation with C_SIMULATION set to FALSE.

Solution

To work around this issue, rtl updates to the mcb_soft_calibration.v/.vhd files are required.

These files are located in both the 'user_design/rtl' and 'example_design/rtl' directories. 

The following ftp location contains the updated mcb_soft_calibration.v/.vhd files that should be used over those generated by MIG v3.5:
 
http://www.xilinx.com/txpatches/pub/applications/misc/ar37704.zip

This issue only exists in MIG v3.5 and is resolved in MIG v3.6 which is released with the ISE 12.3 software.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
36211 MIG v3.5 - Release Notes and Known Issues for ISE Design Suite 12.2 N/A N/A
AR# 37704
Date Created 08/31/2010
Last Updated 08/20/2014
Status Active
Type Known Issues
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
IP
  • MIG