We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37812

12.3 EDK - "ERROR:EDK:3452 - IPNAME:bram_block INSTANCE:microblaze_0_bram_block"


When I select 128kB for my Spartan-6 FPGA design in Base System Builder, the following error occurs:
"ERROR:EDK:3452 - IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/name/project/s6_axi_feq/my_test.mhs line 137 - Memory of data width 32-bit and memory size 128-kBytes does not fit in a fixed size. Only the following memory configurations are supported:
ERROR:EDK:440 - platgen failed with errors!"


The design cannot have 128kB or block RAM memory.You need to re-run Base System Builder and select 64kB or less.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34609 12.x EDK - Master Answer Record List N/A N/A
AR# 37812
Date Created 09/30/2010
Last Updated 05/20/2012
Status Active
Type Error Message
  • EDK - 12.1