UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37834

12.x iMPACT - When an encrypted file is loaded in a Platform Flash XL, you cannot load a core file or program the FPGA via JTAG OR JTAG configuration fails when data is loaded in a PROM

Description

For an FPGA with a Platform Flash XL attached, when I attempt to program my FPGA in JTAG mode or indirectly program the flash, the operation fails and the following appearsin the console:

INFO:iMPACT:2217 - Error shows in the status register, CRC Error bit is NOT 0.
INFO:iMPACT:2218 - Error shows in the status register, release done bit is NOT 1.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 1011 0000 0011 0000 0000 0011 1100 0000
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
Match_cycle = NoWait.
Match cycle: NoWait
LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '1': Checking done pin....done.
'1': Programming terminated. DONE did not go high.
PROGRESS_END - End Operation.
Elapsed time = 10 sec.

How do I work around this issue?

Solution

This message is related to the JTAG algorithm. It occurs when the FPGA is in a Master mode and provides the configuration clock. The JPROG toggles INIT, samples the Mode pins which starts the clock, resulting in some data being clocked in from the Platform Flash XL.


****************************************************************


In the case where the file is encrypted

The data clocked in means that the Decryptor enable bit gets set in CTL0; this prevents the unencrypted data from being loaded over JTAG. To prevent this from happening, you can add in another command after the JPROG. This allows the FPGA to be cleared, but means that INIT does not toggle. This can be done in SVF; you need to program using SVF and modify the SVF file. The modification is near the beginning. You need to add an ISC_PROGRAM directly after the JPROGRAM. Following is an example:

// Created using Xilinx Cse Software [ISE - 12.1]
// Date: Wed Sep 01 11:41:38 2010

TRST OFF;
ENDIR IDLE;
ENDDR IDLE;
STATE RESET;
STATE IDLE;
FREQUENCY 1E6 HZ;
TIR 0 ;
HIR 0 ;
TDR 0 ;
HDR 0 ;
TIR 0 ;
HIR 0 ;
HDR 0 ;
TDR 0 ;
TIR 0 ;
HIR 0 ;
TDR 0 ;
HDR 0 ;
TIR 0 ;
HIR 0 ;
TDR 0 ;
HDR 0 ;
TIR 0 ;
HIR 0 ;
HDR 0 ;
TDR 0 ;
//Loading device with 'bypass' instruction.
SIR 10 TDI (03ff) SMASK (03ff) ;
// Loading device with a `jprogram` instruction.
SIR 10 TDI (03cb) ;
// Add in the ISC_PROGRAM instruction -1111010001
SIR 10 TDI (03d1);


The recommendation is to create a SVF for erase process and apply the above edit to the SVF file.

With thecurrent version of iMPACT, the process of playing an SVF file might not complete to 100% and stops at 99%.

All the commandsare played correctly and apower-cycle of the board enables further access with iMPACT to program new data using JTAG.

An alternate workaround is to change the Mode pins to JTAG before attempting JTAG programming.



****************************************************************

In the case where there is no encryption



The work around is to erase the PROM and an alternate work-around is to change the Mode pins to JTAG before attempting JTAG programming.


****************************************************************

A fix to this issue is under investigation and is scheduled to be resolved in 13.1.
AR# 37834
Date Created 09/02/2010
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • More
  • Virtex-5 SXT
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
Tools
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • ISE Design Suite - 11.3
  • More
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • Less