UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 3802

M1.4 CPLD - Timing violation: Slow simulation model produced with the "Use Local Macrocell Feedback" switch

Description

Keywords: Cpld, M1.4, hold, time, simulation, macrocell, feedback, violation

Urgency: Standard

Description:

Simulation model created slower than the correct model.

Hold time errors reported when running design at slower clock
rate than reported by the Timing Analyzer. The reported design should have
run at 100Mhz, but gave timing violations at 20Mhz.
The design simulated properly when the "Use Macrocell Feedback" switch
is not being used. The patch referred to below solves this for M1.4.

Solution

This problem is fixed in the latest M1.4 CPLD Tools Update
available on the Xilinx support website:

http://www.support.xilinx.com/support/techsup/sw_updates/
AR# 3802
Date Created 04/20/1998
Last Updated 03/29/2000
Status Archive
Type General Article