UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38094

LogiCORE Complex Multiplier v4.0 - Why do I get a 'C_LATENCY is out of range' message with the IP when using Spartan -6?

Description

Why do I get a 'C_LATENCY is out of range' message with the IP when using Spartan-6 FPGA? This seems to happen when maximum inputs for the core is selected (63), and blocking mode is used.  

Solution

This issue will occur for maximum inputs for the cores (63 bits) is selected and blocking mode is selected. The workaround is to use non-blocking mode, or use reduce latency.

On page 2 there is an option to set the latency. At present this is set to the default 50. Reduce this to a vlaue less than 42. 

Please see (Xilinx Answer 21591) for a detailed list of LogiCORE Complex Multiplier Release Notes and Known Issues.
AR# 38094
Date Created 10/05/2010
Last Updated 05/26/2014
Status Archive
Type General Article
IP
  • Complex Multiplier