We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38130

Soft Error Mitigation Controller v1.1 - Virtex-6 -1L Speed Grade ICAP Frequency Limited to 60 MHz


The CORE Generator customization GUI allows the selection of up to 70 MHz for the ICAP clock frequency when targeting a Virtex-6 -1L speed grade. However, the Virtex-6 -1L speed grade only supports a maximum ICAP clock frequency of 60 MHz.


Users should select a frequency of 60 MHz or lower when targeting the Virtex-6 FPGA -1L speed grade. All other speed grades (-1, -2, and -3) support up to 100 MHz for the maximum ICAP frequency. This will be fixed in the v1.2 release of the core.

Revision History

10/05/2010 - Initial Release

Linked Answer Records

Associated Answer Records

AR# 38130
Date Created 09/21/2010
Last Updated 05/19/2012
Status Active
Type Known Issues
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • ISE Design Suite - 12.3
  • Soft Error Mitigation