We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 382

5.0 PPR - May ignore MAP=PLC on XC3000A CLBMAP symbols


When floorplanning an XC3000A design, users may with to use CLBMAPs
in conjunction with the MAP=PLC property to lock CLB pins to a
specific location.

PPR may ignore the MAP=PLC attribute on CLB maps for 3000A designs.
The 'p' attribute will be passed through to the .MAP file correctly,
but PPR will ignore this in cases where there are two flip flops that
take inputs directly from nets outside the CLB, and neither net uses
the DI pin.

There is a workaround. Insert a buffer feeding the D input of the flip-flop.
Place "X" flags on *both* the input and output nets of this buffer, and lock
the input of the buffer to the CLBMAP pin. The "X" flags prevent XNFPREP
from trimming the buffer, and XNFMAP ignores the "X" on the buffer output
in order to obey the CLBMAP.

AR# 382
Date Created 08/31/2007
Last Updated 03/22/2000
Status Archive