We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38212

HDLCompiler:189:Size mismatch in connection of port


I get the following warning when running XST. Why?

HDLCompiler:189:Size mismatch in connection of port


This message appears when there is mismatch in the size of argument and parameter. argument bit length differs from the parameter bit length for the port.


Check the sizes of the argument bit length and the parameter bit length of the port, and re-run XST


Consider the following RTL:

file: ram.v
module ram (clk, we, en, addr, di, do);
input [13:0] addr;

//Instantiating ram
module top (clk, we, en, addr, di, do)
input [13:0] addr;

ram ram_inst(clk, we, en, addr[12], di, do);

The creation of the instance ram_inst for ram, the paramter port is of bit length 14 (13:0) for input port addr, but the argument passed is of 1-bit length(i.e 12th bit).
AR# 38212
Date Created 09/24/2010
Last Updated 12/15/2012
Status Active
Type General Article
  • Spartan-6 LX
  • Spartan-6 LXT
  • Virtex-5 LXT
  • More
  • Virtex-5 SXT
  • Virtex-5Q
  • Virtex-5QV
  • Virtex-6 CXT
  • Virtex-5 TXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Virtex-7
  • Virtex-5 FXT
  • Virtex-5 LX
  • Less
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3