UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38440

12.3 EDK, AXI_V6_DDRx - ERROR:MapLib:1002 - IDELAYCTRL processing failed. IDELAYCTRL symbol ... have the same IODELAY_GROUP constraint

Description

When using multiple AXI_V6_DDRx controllers, the following error occurs:

ERROR:MapLib:1002 - IDELAYCTRL processing failed. IDELAYCTRL symbol
"DDR3_SDRAM/DDR3_SDRAM/IODELAY_CTRL.u_axi_v6_ddrx_iodelay_ctrl/u_idelayctrl"
(output
signal=DDR3_SDRAM/DDR3_SDRAM/IODELAY_CTRL.u_axi_v6_ddrx_iodelay_ctrl/iodelay_ctrl_rdy_i) and IDELAYCTRL symbol
"axi_v6_ddrx_0/axi_v6_ddrx_0/IODELAY_CTRL.u_axi_v6_ddrx_iodelay_ctrl/u_idelayctrl" (output
signal=axi_v6_ddrx_0/axi_v6_ddrx_0/IODELAY_CTRL.u_axi_v6_ddrx_iodelay_ctrl/iodelay_ctrl_rdy_i)have the same IODELAY_GROUP constraint but do not share the
same Reset signal.

How do I resolve this error?

Solution

This issue is caused by the two AXI_V6_DDRx cores having the same IODELAY_GROUP. To work around this issue, set a different IODELAY_GROUP parameter for each core:

PARAMETER C_IODELAY_GRP = DDR_INST_0

This issue isplanned to be fixed in AXI_V6_DDRx v1.01.a, to be released in EDK 12.4. The fix will be to automatically set the IODELAY_GROUP parameter to the instance name when not set by the user.
AR# 38440
Date Created 10/05/2010
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • EDK - 12.3