We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38526

12.3 EDK - Why does Base System Builder insert a FIFO for my AXI Ethernet?


When I create an AXI system with Ethernet using Direct Memory Access (DMA), Base System Builder (BSB) inserts a FIFO instead of a DMA.


This is a bug with BSB. This bug only affects Windows 32-bit. A patch for this bug has been provided:


1. Navigate into the lib\nt directory of the EDK installation area (C:\Xilinx\12.3\ISE_DS\EDK\lib\nt by default)
2. Rename libHurri_Ipxact2Mhs.dll to libHurri_Ipxact2Mhs.dll_old
3. Unzip the contents of the zip file into the lib\nt directory.

This patch will become mainstream in ISE 12.4 software.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
35593 12.1 EDK - What patches are currently available for EDK? N/A N/A
34609 12.x EDK - Master Answer Record List N/A N/A
AR# 38526
Date Created 10/11/2010
Last Updated 12/15/2012
Status Active
Type General Article
  • EDK - 12.3