UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38548

Design Assistant for PCI Express - Simulation Traffic Questions

Description


Start here when debugging simulation questions about various traffic issues.
NOTE: This Answer Record is part of the Xilinx Solution Center for PCI Express (Xilinx Answer 34536). The Xilinx Solution Center for PCI Express is available to address all questions related to PCIe. Whether you're starting a new design with PCIe or troubleshooting a problem, use the Solution Center for PCIe to guide you to the right information.

Solution


To debug simulation questions regarding configuration traffic, start with (Xilinx Answer 36208).
To debug simulation questions regarding transaction layer traffic, start with (Xilinx Answer 36749).
Todebug simulation questions regarding link training, start with (Xilinx Answer 38430).
Revision History
10/11/2010 - Initial Release

Linked Answer Records

Associated Answer Records

AR# 38548
Date Created 10/13/2010
Last Updated 12/15/2012
Status Active
Type General Article
IP
  • Spartan-6 FPGA Integrated Endpoint Block for PCI Express ( PCIe )
  • Virtex-6 FPGA Integrated Block for PCI Express ( PCIe )