We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38649

12.3 PlanAhead-Error - Conflicting I/O Standards are assigned to this bank. Please run DRC checker


When I run noise analysis on a Spartan-6 design, I get failures on certain bank.

No Results: Conflicting I/O standards are assigned to this bank. Please run Design Rule Checker.


Check to see if you have assigned UNTUNED output termination to the I/O.

UNTUNED valued is not currently supported as we do not have characterization data available.

To work around the issue, please change this value and then re-run Noise Analysis.
AR# 38649
Date Created 10/18/2010
Last Updated 10/22/2010
Status Active
Type Error Message