UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38656

14.1 PlanAhead - I/O port xxx is Single-Ended but has an IOStandard of xxx which can only support Differential

Description

I created a one pin planning project in the PlanAhead tool by importing the UCF file, but DRC reports the following error:

I/O port my_port_p is Single-Ended but has an IOStandard of DIFF_SSTL_18_II which can only support Differential 

The I/O port is intended for differential.

How can I resolve this error?

Solution

PlanAhead 14.1 and earlier tool versions were not able to infer a differential pair based on signal names with _p and _n suffixes. This required the user to manually define them as a differential pair.

To define a differential pin pair, select the desired two I/O ports, and select the Make Diff Pair pop-up menu command in the I/O Ports view.

In PlanAhead 14.2 and later tool versions, the tool infers differential ports based on the following rules:

  • A Differential pair is inferred any time two ports with the same differential I/O standard and the same direction have names whose only difference is a single character that is "n" in one port and "p" in the other.
  • Additionally, if one of the ports is placed, the other port must be placed on the pin that is the differential pair of the first port's pin, and the pin whose name has the "p" is placed on the P-type pin.
AR# 38656
Date Created 12/14/2012
Last Updated 11/04/2013
Status Active
Type General Article
Tools
  • PlanAhead - 11.1
  • PlanAhead - 11.2
  • PlanAhead - 12.1
  • More
  • PlanAhead - 12.2
  • PlanAhead - 12.3
  • Less