UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38719

LogiCORE IP Video Direct Memory Access (VDMA) v1.1 - Why does the pCore driver always reset both the read and the write sides of the bi-directional interface?

Description

Why does the pCore driver always reset both the read and the write sides of the bi-directional interface?

Solution


This is a known issue that only affects the pCore interface and is addressed in the next release of the Video Direct Memory Access (VDMA) IP.

This problem has been fixed in the Video Direct Memory Access (VDMA) 1.1 Rev1 patch. To obtain the patch, see (Xilinx Answer 35635).

For a detailed list of LogiCORE IP Video Direct Memory Access (VDMA) Release Notes and Known Issues, see (Xilinx Answer 33256).
AR# 38719
Date Created 10/21/2010
Last Updated 10/25/2010
Status Active
Type General Article
IP
  • Video DMA