We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38731

MIG v3.5-v3.91, Virtex-6 DDR3 - Simulation - 'SKIP' Calibration Causes Errors in the Example Design


In Virtex-6 MIG DDR3  v3.5-91, when you select the parameter SIM_BYPASS_INIT_CAL = "FAST", it speeds up the simulation of the Example Design and it calibrates error free.

However when you select SIM_BYPASS_INIT_CAL = "SKIP", an error is received and simulation stops.


When you select SIM_BYPASS_INIT_CAL = "SKIP", bit alignment errors can occur in the PHY.

As a result the data valid signal is incorrectly asserted with a latency of one clock cycle.

This is scheduled to be fixed in the 14.2 release,  until then ensure that you set the SIM_BYPASS_INIT_CAL parameter to "FAST".

Linked Answer Records

Master Answer Records

Associated Answer Records

AR# 38731
Date Created 02/08/2011
Last Updated 08/20/2014
Status Active
Type Known Issues
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • MIG