We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 3875

A1.4/F1.4 Map - Map connects wrong LUT output to FFY D input


A case has been seen where map corrupted the logic
of a CLB by connecting the wrong LUT output to the
D-input of a Flop.

A patch is available for this problem.


This problem is fixed in the latest M1.4 Core Tools Update
available on the Xilinx Download Area:

Solaris: http://www.xilinx.com/txpatches/pub/swhelp/M1.4_alliance/core_sol17_m14.tar.Z
SunOS http://www.xilinx.com/txpatches/pub/swhelp/M1.4_alliance/core_sun17_m14.tar.Z
HPUX: http://www.xilinx.com/txpatches/pub/swhelp/M1.4_alliance/core_hp17_m14.tar.Z
Win95/NT: http://www.xilinx.com/txpatches/pub/swhelp/M1.4_alliance/core_nt17.zip
AR# 3875
Date Created 05/07/1998
Last Updated 04/03/2000
Status Archive
Type General Article