UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38799

Development Kits - Decoupling network on Evaluation Board differs from User Guide recommendations for this device

Description

The decoupling network populated on the evaluation board I am using as a reference differs from thenetwork outlined in thePCB Designer's Guideor PCB Design and Pin Planning Guide for that device.

Which recommendations should I follow?

Solution

The PCB Designer's Guide or PCB Design and Pin Planning Guide should be followed for all decoupling network decisions.

Evaluation Boardscan be developed early in the design cycle and are used to highlight the features of a particular device.They should be used for demonstration purposes or as a reference, and design rules implemented on evaluation boards should not be followed without verification through the relevant PCB Designer's Guide / Pin Planning Guide.

AR# 38799
Date Created 07/18/2011
Last Updated 01/08/2013
Status Active
Type General Article
Boards & Kits
  • Virtex-6 FPGA Broadcast Connectivity Kit
  • Zynq-7000 All Programmable SoC ZC702 Evaluation Kit
  • Zynq-7000 All Programmable SoC ZC706 Evaluation Kit
  • More
  • Kintex-7 FPGA KC724 Characterization Kit
  • Kintex-7 FPGA KC705 Evaluation Kit
  • Kintex-7 FPGA Embedded Kit
  • Kintex-7 FPGA Connectivity Kit
  • Less