AR# 38861 Spartan-6 - IBERT - Coregen PAR Error: Timing not met

Description
Solution

12.x IBERT for Spartan-6 FPGA may generate the following error, under several different conditions:

ERROR:sim - runPar : IBERT:par: Timing for this design was not met. Reduce the

number of GTs enabled, reduce your line rate, and/or choose a faster device.

This error can be safely ignored in most circumstances. This is a bug in IBERT only reports the error but continues to generate the bit file which will work correctly.

Actions

Print

AR# 38861
Date Created	12/21/2010
Last Updated	01/02/2013
Status	Active
Type	Known Issues

Feed Back

All Programmable Technologies and Devices

New Connectivity Kit for High-Bandwidth and High-Performance Applications

Mobile Access for Forums

Kintex-7 FPGA KC705 Evaluation Kit

All Programmable Technologies and Devices

AR# 38861 Spartan-6 - IBERT - Coregen PAR Error: Timing not met

Description

Solution

Actions