We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38861

Spartan-6 - IBERT - Coregen PAR Error: Timing not met


12.x IBERT for Spartan-6 FPGA may generate the following error, under several different conditions:

ERROR:sim - runPar : IBERT:par: Timing for this design was not met. Reduce the
number of GTs enabled, reduce your line rate, and/or choose a faster device.


This error can be safely ignored in most circumstances. This is a bug in IBERT only reports the error but continues to generate the bit file which will work correctly.
AR# 38861
Date Created 12/21/2010
Last Updated 01/02/2013
Status Active
Type Known Issues