We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38913

DCI Cascading - Can there be more than one master bank in a column?


Can there be more than just one master bank in a column?


Yes, there can be more than one master/slave combination per column.

There needs to be a DCI_CASCADEUCF constraint for each master/slave grouping. For example, for a given device, if banks 11, 12, 13, 14 ,15 are adjacent banks in one column and banks 11, 12 and 13 are compatible, meaning they have the same VCCO, VREF and adhere to DCI I/O banking compatibility rules, but banks 14 and 15 do not, butare compatible to each other, then banks 11, 12 and 13 can be one master/slave grouping and banks 14 and 15 can be another master slave grouping.

CONFIG DCI_CASCADE = "11 12 13";

AR# 38913
Date Created 07/17/2012
Last Updated 12/15/2012
Status Active
Type General Article
  • Virtex-5 LX
  • Virtex-5 FXT
  • Virtex-5 LXT
  • More
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Virtex-5Q
  • Virtex-5QV
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less