We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39029

Virtex-6 - Incorrect phase shift from MMCM if using negative phase shifts


For the MMCM clock outputs that are negatively phase shifted, the silicon does not match the expected phase shift(as reported in timing simulation, clocking wizard, User Guide).


The negative phase shift values might not work due to a software issue.

To work around the problem, use the equivalent positive phase shift. For example, use "+270 degrees" instead of "-90 degrees".

This issue has been fixedthe ISE 12.4 design tools.

AR# 39029
Date 12/15/2012
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • ISE Design Suite - 12.3
Page Bookmarked