UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39070

12.3 EDK, AXI_PLBv46_Bridge - Hangs when using AXI4-Lite slave interface

Description

When using the AXI_PLBv46_Bridge with its AXI port configured as AXI4-Lite via the C_S_AXI_PROTOCOL = AXI4LITE setting, writes to the bridge will hang. How do I resolve this issue?

Solution

To workaround this issue, change the bridge AXI slave interface to a full AXI4 protocol:

PARAMETER C_S_AXI_PROTOCOL = AXI4

This issue is likely to be fixed starting in EDK 13.1.
AR# 39070
Date Created 11/12/2010
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • ISE Design Suite - 12.3
IP
  • AXI to PLBv46 Bridge