UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39127

12.1 EDK - How do I connect a third-party cable to debug PowerPC 440 on the ML507 development board?

Description

How do I connect a third-party cable to debug PowerPC 440 on the ML507 development board?

Solution

A third-party cable can be connected on the BDM port (CPU JTAG Header J12) of the ML507. In order to do so, the PowerPC 440 JTAG signals must be routed to these pins. Hence, the jtag_ppc_cntlr must be disconnected.

MHS File -

PORT ppc440_0_JTGC440TCK_pin = ppc440_0_JTGC440TCK, DIR = I
PORT ppc440_0_JTGC440TDI_pin = ppc440_0_JTGC440TDI, DIR = I
PORT ppc440_0_JTGC440TMS_pin = ppc440_0_JTGC440TMS, DIR = I
PORT ppc440_0_JTGC440TRSTNEG_pin = ppc440_0_JTGC440TRSTNEG, DIR = I
PORT ppc440_0_DBGC440DEBUGHALTNEG_pin = ppc440_0_DBGC440DEBUGHALTNEG, DIR = I
PORT ppc440_0_C440JTGTDO_pin = ppc440_0_C440JTGTDO , DIR = O


BEGIN ppc440_virtex5
PARAMETER INSTANCE = ppc440_0
PARAMETER HW_VER = 1.01.a
PARAMETER C_IDCR_BASEADDR = 0b0000000000
PARAMETER C_IDCR_HIGHADDR = 0b0011111111
PARAMETER C_SPLB0_NUM_MPLB_ADDR_RNG = 0
PARAMETER C_SPLB1_NUM_MPLB_ADDR_RNG = 0
BUS_INTERFACE MPLB = plb_v46_0
BUS_INTERFACE RESETPPC = proc_sys_reset_0_RESETPPC0
PORT CPMC440CLK = proc_clk_s
PORT CPMPPCMPLBCLK = sys_clk_s
PORT CPMPPCS0PLBCLK = sys_clk_s
PORT CPMINTERCONNECTCLKNTO1 = net_vcc
PORT CPMINTERCONNECTCLK = ppc440_0_CPMINTERCONNECTCLK
PORT CPMMCCLK = clk_200_0000MHzPLL0_ADJUST
PORT JTGC440TCK = ppc440_0_JTGC440TCK
PORT JTGC440TDI = ppc440_0_JTGC440TDI
PORT JTGC440TMS = ppc440_0_JTGC440TMS
PORT C440JTGTDO = ppc440_0_C440JTGTDO
PORT JTGC440TRSTNEG = ppc440_0_JTGC440TRSTNEG
PORT DBGC440DEBUGHALTNEG = ppc440_0_DBGC440DEBUGHALTNEG
END

UCF

NETppc440_0_JTGC440TCK_pinLOC="E6" | PULLUP; # Bank 12, Vcco=3.3V, DCI using 49.9 ohm resistors
NET ppc440_0_JTGC440TDI_pin LOC="AF21" | PULLUP; # Bank 2, Vcco=3.3V
NET ppc440_0_JTGC440TMS_pinLOC="U10"| PULLUP; # Bank 12, Vcco=3.3V, DCI using 49.9 ohm resistors
NET ppc440_0_JTGC440TRSTNEG_pinLOC="V10"| PULLUP; # Bank 18, Vcco=3.3V, No DCI
NET ppc440_0_DBGC440DEBUGHALTNEG_pinLOC="W9"; # Bank 18, Vcco=3.3V, No DCI
NET ppc440_0_C440JTGTDO_pinLOC="E7"; # Bank 12, Vcco=3.3V, DCI using 49.9 ohm resistors



Please refer to the ML507 Board User Guide (UG347) for more details on this header.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34609 12.x EDK - Master Answer Record List N/A N/A
AR# 39127
Date Created 11/16/2010
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • EDK - 11.1
  • EDK - 11.2
  • EDK - 11.3
  • More
  • EDK - 11.4
  • EDK - 11.5
  • EDK - 12.1
  • EDK - 12.2
  • EDK - 12.3
  • Less
Boards & Kits
  • ML507