UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39231

14.x Timing - REG_SR_R is not working for my design

Description

I enabled REG_SR_R in Timing Analysis for my design, but I do not see the asynchronous reset paths analyzed.

Is this a known issue?

Solution

For older device families, the ENABLE/DISABLE constraint needs a lower case value:

ENABLE = reg_sr_r;

AR# 39231
Date Created 11/13/2012
Last Updated 11/13/2012
Status Active
Type Known Issues
Tools
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • ISE Design Suite - 12.4
  • More
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.4
  • ISE Design Suite - 14.1
  • ISE Design Suite - 14.2
  • ISE Design Suite - 14.3
  • ISE Design Suite - 14.4
  • Less