We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
AR# 39327: Xilinx System Monitor/XADC Solution Center - Design Assistant
Xilinx System Monitor/XADC Solution Center - Design Assistant
NOTE: This Answer Record is part of the Xilinx System Monitor and XADC Solution Center (Xilinx Answer 39323). The Xilinx System Monitor and XADC Solution Center is available to address all questions related to System Monitor and XADC. Whether you are starting a new design with Virtex-6 FPGA or troubleshooting a problem, use the System Monitor and XADC Solution Center to guide you to the right information.
First, select the design phase where you have a question or are troubleshooting an issue related to your System Monitor or XADC design.This ensures theDesign Assistant points you to the information you need to move forward with your design.