We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39327

Xilinx System Monitor/XADC Solution Center - Design Assistant


NOTE: This Answer Record is part of the Xilinx System Monitor and XADC Solution Center (Xilinx Answer 39323). The Xilinx System Monitor and XADC Solution Center is available to address all questions related to System Monitor and XADC. Whether you are starting a new design with Virtex-6 FPGA or troubleshooting a problem, use the System Monitor and XADC Solution Center to guide you to the right information.


First, select the design phase where you have a question or are troubleshooting an issue related to your System Monitor or XADC design.This ensures theDesign Assistant points you to the information you need to move forward with your design.

(Xilinx Answer 39328) - Getting Started with the Software
(Xilinx Answer 39330) - Getting Started with the Hardware
(Xilinx Answer 39331)- Troubleshooting- Debugging your System Monitor or XADC

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
39323 System Monitor/XADC - Solution Center N/A N/A

Associated Answer Records

AR# 39327
Date Created 03/02/2011
Last Updated 12/15/2012
Status Active
Type General Article
  • Artix-7
  • Kintex-7
  • Virtex-5 FXT
  • More
  • Virtex-5 LX
  • Virtex-5 LXT
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Virtex-5Q
  • Virtex-5QV
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Virtex-7
  • Less