We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39346

Virtex-5 - PLL_ADV wizard gives incorrect FOUTMAX values for some devices


For the Virtex-5 PLL_ADV, the Architecture wizard gives incorrect FOUTMAX values for the LX155, LX155T and FX100T devices for all three speed grades.


This is a Known issue and will be fixed in a later version of Architecture Wizard. You should adhere to the values in the Virtex-5 FPGA data sheet.

The work-around for this issue is to set the output divider higher so that the output frequency is less than 500 MHz, and then use the HDL generated by the wizard in your design.

You can edit this to the correct output divider setting to get 600 MHz.

AR# 39346
Date 11/14/2017
Status Active
Type General Article
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • More
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Virtex-5Q
  • Virtex-5QV
  • Less
Page Bookmarked