UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39376

SPI-4.2 v10.3 - Release Notes and Known Issues for ISE Design Suite 12.4

Description

This Release Notes and Known Issues Answer Record is for the SPI-4.2 (POS-PHY L4) v10.3 Core (released in ISE Design Suite12.4), and contains the following information:
  • New Features
  • Resolved Issues
  • General Information
  • Known Issues
For installation instructions, general CORE Generator known issues, and design tools requirements, see the IP Release Notes Guide at:
http://www.xilinx.com/support/documentation/ip_documentation/xtp025.pdf

Solution

New Features
  • ISE 12.4 software support
Resolved Issues
  • (Xilinx Answer 38399) - SPI-4.2 v10.2 - Virtex-6 FPGAs Global Clocking support for source core removed when using static alignment
  • (Xilinx Answer 38400) - SPI-4.2 v10.2 - Reduced performance of Virtex-6 FPGA Source core with global clocking when the receiver Sink core is configured with dynamic phase alignment
  • (Xilinx Answer 38869) - SPI-4.2 v10.2 and earlier - Sink core static configuration signal, FifoAFMode, is not set correctly by the GUI
  • (Xilinx Answer 38870) -SPI-4.2 v10.2 and earlier - Updated example MMCM instantiation needed to follow new restriction for DIVCLK_DIVIDE
  • (Xilinx Answer 38214) - SPI-4.2 v10.1 and v10.2 - Missing constraints in UCF file when targeting Virtex-6 FPGAs
General Information
  • (Xilinx Answer 37917) LogiCORE IP SPI-4.2 - Input Clocking requirement for source reference clock (SysClk)
  • Updated performance of Virtex-6 Source core is as follows:
  • (Xilinx Answer 32917) Virtex-6 FPGA change to HIGH_PERFORMANCE_MODE attribute for IODELAYE1 elements in UCF
  • If you are using multiple SPI-4.2 Cores in a single device, you must generate the core with a unique component name for each instance. See the Multiple Core Instantiation section under the Special Design Considerations chapter of the SPI-4.2 User Guide.
  • (Xilinx Answer 15500) How do I edit the SPI-4.2 (PL4) UCF file so that the TSClk is skewed by 180 degrees in the DCM?
  • (Xilinx Answer 20017) Which I/O Standards are supported for the SPI-4.2 Core?
  • (Xilinx Answer 32942) Changing static configuration signals in-circuit
  • Sink DPA Clock Adjustment option for Global Clocking Mode is not supported for Virtex-6 devices
Known issues
  • (Xilinx Answer 39106)- SPI-4.2 Spartan-6 Device Support has been removed
  • (Xilinx Answer 35270) - SPI-4.2 & SPI-4.2 Lite - Documentation does not describe behavior when partial credit is written
  • (Xilinx Answer 40823) - SPI-4.2 - Updated MMCM settings needed to ensure BANDWIDTH is HIGH for Virtex-6 devices
  • (Xilinx Answer 41710) - SPI-4.2 v10.3 and earlier - Dynamic Phase Alignment may fail when using "Sink DPA Clock Adjust" and targeting a Virtex-6 FPGA
  • (Xilinx Answer 41711) - SPI-4.2 v10.4 and v11.1 - Dynamic Phase Alignment may fail when using "Sink DPA Clock Adjust" and targeting a Virtex-6 FPGA
Constraints and Implementation Issues
  • (Xilinx Answer 20000) - When implementing an SPI-4.2 design through NGDBuild, several "WARNING" and "INFO" messages appear
  • (Xilinx Answer 21439) - When implementing an SPI-4.2 design through MAP, several "WARNING" and "INFO" messages appear
  • (Xilinx Answer 21320) - When implementing an SPI-4.2 design through PAR, several "WARNING" and "INFO" messages appear
  • (Xilinx Answer 21363) - PAR has problems placing components or completely routing the SPI4.2 design in my design
  • (Xilinx Answer 20280) - Placement failures occur in PAR when the SPI-4.2 FIFO Status Signals' I/O Standard is set to LVTTL I/O
  • (Xilinx Answer 20040) - Timing Analyzer (TRCE) reports "0 items analyzed"
  • (Xilinx Answer 20319) - When running implementation, undefined I/O (single-ended) defaults to LVCMOS causes WARNINGS in NGDBuild
General Simulation Issues
  • (Xilinx Answer 24026) - When I run simulation on SPI-4.2 design, Locked_RDClk (from RDClk DCM) might get de-asserted after PhaseAlignRequest
  • (Xilinx Answer 21319) - When I run timing simulation on an SPI-4.2 design example, several "TDat Error: Data Mismatch" messages are reported
  • (Xilinx Answer 21321) - Timing simulation error: # ** Error: */X_ISERDES SETUP Low VIOLATION ON D WITH RESPECT TO CLK;
  • (Xilinx Answer 21322) - When I run timing simulation on a SPI4.2 design, several SETUP, HOLD, and RECOVERY violations occur
  • (Xilinx Answer 20030) - When I simulate an SPI-4.2 design, multiple warning messages are expected at the beginning of the simulation
  • (Xilinx Answer 15578) - When I simulate an SPI-4.2 (PL4) Core using NC-Verilog (by Cadence) or VCS (by Synopsys), unusual and inconsistent behaviors occur
  • (Xilinx Answer 35266) - NCSIM Warnings 12.1:ncelab: *W,SDFINF: Instance XIL_ML_UNUSED_DCM_1/CLKFB not found at scope level, line.

Linked Answer Records

Child Answer Records

AR# 39376
Date Created 12/07/2010
Last Updated 05/20/2012
Status Archive
Type Release Notes
IP
  • SPI-4 Phase 2 Interface Solutions