We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39448

14.x Constraint System - What does "WARNING:ConstraintSystem:123..." mean?


The following warning occurs in the PAR report:

WARNING:ConstraintSystem:123 - Constraint '<TIMEGRP TG_CLK_RISE = RISING TIMEGRP "TNM_CLK";>
[TOP.pcf(51749)]' includes bel 'u_oserdes_cpt' which has multiple
clock pins. Any timing calculations for this constraint will apply to all RISING clock pins on that bel.

What is the purpose of this message?


This warninginforms the user that there are multiple clocks (which is the DDR capable OLOGIC component) and that for calculations where TIMEGRP TG_CLK_RISE is used, only the rising clock edge pins will be used in analysis. If the OLOGIC was used with DDR and you used a similar constraint but FALLING keyword, you would receive the same message, but notifying you that the other clock will be used for falling clock edge analysis.
AR# 39448
Date Created 12/05/2012
Last Updated 12/05/2012
Status Active
Type General Article
  • ISE Design Suite - 12
  • ISE Design Suite - 13
  • ISE Design Suite - 14